Abstract: Modular multilevel converter (MMC) has become a promising converter alternative for transmission voltage-source converter high-voltage direct current applications. The main issue and challenge of MMC is how to handle the dc short-circuit fault. Based on the half-bridge MMC, this study proposed an improved hybrid MMC topology which has the dc faults ridethrough capability and requires less switching devices contrast with the present hybrid topology. The improved hybrid topology consists of m half-bridge submodules and n modified half-bridge sub-modules (e-RBSM) which consists of an insulated gate bipolar transistor (IGBT), two reverse blocking IGBTs (RB-IGBTs), two diodes and a resistance. The required number of e-RBSM n is deduced according to the dc short-circuit fault ride-through requirement. Moreover, the analysis of the fault current blocking mechanism and electrical stress of the power switches is made in detail. Furthermore, the improved topology allows all RB-IGBTs not to conduct simultaneously by employing the parallel circuit including a diode and a resistance, therefore, it reduces the requirement of trigger pules operation. Simulation results on PSCAD/EMTDC verify the efficiency of the proposed topology and strategy.
Introduction
Based on voltage source converters (VSCs), the high-voltage direct current (HVDC) technologies have dominated the market of power transmission for its independent control of real and reactive power, efficiency implement and reliability [1] [2] [3] . Among the VSC-HVDC technologies family, the modular multilevel converter (MMC) is expected as a suitable converter when it emerged in 2001 [4] . Compared with traditional two-level VSCs and three-level Neutral Point Diode Clamped (NPC) VSCs, the MMC consists of a series connection of sub-modules (SMs) in topology and the voltage of each SM is a small contrast with the ac and dc voltages which reduces switching losses and provides lower harmonic distortion and requires no filters. Different from the cascaded H-bridge converter, MMC has a common dc bus [5, 6] . These advantages enable MMC to become a promising option for HVDC transmission.
In spite of these advantages above, there are still several aspects to be improved. The dc fault ride-through capability is considered as a crucial point to deal with the dc faults of VSC-HVDC transmission system, particularly in a system with overhead lines since the lines are explored to the air and the insulation breakdown occurs occasionally [7, 8] . Generally, the faults on dc sides are divided into two types: pole-to-ground dc fault and pole-to-pole dc fault in the symmetrical mono-pole MMC-HVDC system. Compared with a pole-to-ground fault, the pole-to-pole fault is less likely but has a much worse impact, such as causing rapidly large arm currents which damages the power-electronic devices in the MMC system if the system is the lack of the capability of dc fault ride-through. What is more, the pole-to-ground faults are similar to the pole-to-pole faults in some typical HVDC system such as the asymmetrical mono-pole and the bipolar system [9] . The traditional half-bridge sub-module (HBSM)-based MMC (HB-MMC), with less number of power-electrical devices and power loss, fails to deal with the pole-to-pole fault due to the structure of HBSMs. Thus the HB-MMC has to dependent on circuit breakers (CBs) to face dc faults but it takes a long time for the system to recover [10, 11] . In addition, the high-voltage dc breaker technology is of immaturity, so many studies have been conducted out to research the protection of pole-to-pole faults on dc side via improving MMC topology [12, 13] . An alternate arm converter and a hybrid cascaded multilevel converter were proposed in [14, 15] , respectively. Both of the two improved converters add extra insulated gate bipolar transistors (IGBTs) as main switches and enable the system to clean dc fault current rapidly. However, the improved topology brings dc current distortions so more capacitors and inductors will be needed as ac filters. Other enhanced SMsbased MMC, such as full-bridge SMs and double-clamp SMs, have the capability to ride through dc faults by providing reversed voltages to clean the large fault currents [16] but need more devices compared with HB-MMC which increases costs and brings more power loss. In [17] an improved half-bridge SM topology based on reverse blocking IGBTs (RB-HBSM) was proposed for solving the fault ride-through issues. However, the topology reminds all reverse blocking IGBTs to turn off at the same time otherwise the device which is turned on in advance may stand too large voltage. Some studies conducted to use improved HBSMs to substitute for some of HBSMs in traditional HB-MMC [15, 18, 19] . This hybrid MMC topology can operate as traditional HB-MMC in the normal period and generates reversed voltages by enhanced SMs to cut down faults currents when the dc faults occur. However, these structures need not only more IGBTs but also more diodes than HB-MMC to generate reversed voltages or isolate the fault current directly for the reason that each traditional IGBT needs a diode to avoid being damaged by reversed voltages.
In order to reduce the number of IGBTs and power loss further, this paper proposes a hybrid MMC which consists of two types of SMs: traditional HBSMs and enhanced HBSMs (e-RBSM). Each e-RBSM includes a tradition IGBT, a capacitor, two reverse blocking IGBTs (RB-IGBTs), two diodes and a resistance, as shown in Fig. 1 . Different from traditional IGBTs, the RB-IGBT can stand reversed voltage independently without a diode for its new structure so it contributes to the more simple structure and lower number of devices. During normal conditions, the RT 2 plays a role as a diode and the parallel branch is bypassed. When a poleto-pole dc fault happens, protection strategy is designed to turn off all IGBTs and suppresses the fault current. Furthermore, the improved hybrid MMC topology allows the inconsistency trigger signals of the switching devices and the RB-IGBT can avoid bearing overvoltage independently if it is turned off in advance alone.
This paper is organised as follows. Section 2 describes the proposed hybrid topology. In Section 3, the protection strategy during normal condition and fault condition is described. Furthermore, the number of two kinds SMs and the device stress of e-RBSM are analysed. To verify the proposed topology, simulation results based on PSCAD/EMTDC are presented in Section 4.
Improved hybrid topology
The topology of the hybrid MMC and the improved structure of SMs are shown in Fig. 1 .
The system is composed of three phase units and each unit includes an upper arm, a lower arm and two inductors. Each arm is formed by two types of SMs: m traditional HBSM and n e-RBSM. Each traditional HBSM topology is made up of two IGBTs, two diodes, and a capacitor. When dc faults happen, the series diodes provide a path for the dc fault current flowing to the short-circuit point and the large current cannot be removed until the CB is opened. So devices are damaged soon. Different from traditional HBSMs, each e-RBSM consists of a tradition IGBT, a capacitor, two reverse blocking IGBTs (RB-IGBT), two diodes and a resistance. During normal operation, the switching device RT 2 is kept in on-state condition playing a role as a diode and the e-RBSM operates as a traditional HBSM. In other words, the e-RBSM generates 0 and U c by keeping T 1 and RT 1 in on-state or offstate. As soon as the pole-to-pole dc fault happens and a large fault current is created, the RT 2 is switched off and the path of fault current is changed to flow through the resistance and the diode D 2 . Moreover, the e-RBSM topology is able to share the large voltage by employing resistances thus allows the inconsistency trigger signals of the switching devices.
Operation modes

Basic operation
The proposed hybrid topology is combined with two kinds SMs including traditional HBSMs and proposed e-RBSMs. As shown in Table 1 , on the normal condition, the operation principles of the T 1 and RT 1 in e-RBSMs are the same as T 1 and T 2 in HBSMs, respectively. RT 2 in the e-RBSM should be kept on-state during the normal period and acts as a traditional diode to ensure the steady operation of the system. The parallel branch which consists of a resistance and a diode is bypassed by the on-state RT 2 .
As soon as the pole-to-pole fault happens, all IGBTs should be blocked in several milliseconds in order to protect switching devices from being damaged. Limited by the structure, the HBSM cannot handle the faults current flowing from the ac side. The e-RBSM is employed to block the large fault current.
The flowing path of fault current during the pole-to-pole fault is shown in Fig. 2 after all IGBTs are kept off. When the fault current i f flows into SMs, the capacitor is charged by i f . The parallel branch is bypassed because the reversed voltage makes the diode D 2 bias reversely. In case of this condition, the arm bridge of MMC can be treated as a series circuit which consists of n + m capacitors and n + m diodes which helps defeats i f .
When the fault current flows out of e-RBSM, i f cannot be through RT 2 owing to RT 2 is blocked. It flows through the parallel branch which composed of a diode D 2 and a resistance R, as shown Fig. 2b . On this condition, the large fault current will be consumed by n resistances. 
Ins -inserting; Byp -bypassing; Blo -blocked. a Fault condition. 
Number of e-RBSMs in proposed hybrid topology
As analysed above, n resistances can be employed in the system to ride through dc faults when the fault current flows into SMs reversely. This chapter expounds a method to ensure the number of e-RBSMs in the system. U dc is the dc bus voltage, n is the number of e-RBSMs per arm, m is the number of the traditional HBSMs per arm, u j is the grid side voltage of the phase and U c is the rated voltage of the capacitor in every SM. According to the mathematical model of the MMC system, the following statement can be gotten:
and the relationship between the grid side voltage u j and the dc bus voltage U dc can be described as
Clearly, the value of ac side voltage is less than U dc /2 . Therefore, as long as the sum of the resistance voltage is more than U dc /2 , the fault current can be reduced effectively. The number of eRBSMs should meets
where i fn is the value of allowed fault current. Furthermore, considering the tolerance of T 1 , the number of eRBSMs should be more.
Analysis of devices stress capability
Different from the traditional HBSM, the e-RBSM contains two RB-IGBTs: RT 1 and RT 2 . RT 1 replaces the place of T 2 in traditional HBSM. The control strategy of RT 1 is the same as that of T 2 . The extra RT 2 keeps on-state during a normal condition and keeps off during a fault period so that it produces only conduction losses and no switching losses.
Assuming that the hybrid topology is composed of n n ≥ N /2 e-RBSMs and m HBSMs, the highest voltage that every RT 1 and RT 2 can withstand during normal condition can be shown as follows:
RT 2 and RT 1 are in parallel, hence the voltage that RT 2 should stand is the same as that of RT 1 in normal condition. During the pole-topole fault period, the capacitors of on-state SMs discharge to the fault point before the system is turned into the blocked mode, marking the discharge current as i c f . The voltage of arm inductor U L can be treated as the instantaneous value of a common dc bus voltage. Then, i c f is described as follows:
where L s is the sum of inductance in fault circuit and ΔT is the response time before MMC is blocked. After the blocking operation, the SMs stop to discharge and the fault current is only provided by the ac side. Owing to the direction of fault currents, the voltages that RT 2 stand after the system is blocked can be described as follows, respectively:
(i) When fault current flows into SMs positively, the capacitor is charged. Thus, the highest voltage of RT 2 should be
where U c is the capacitor voltage of an SM.
(ii) When the fault current flows into SMs reversely, the system can be treated as n resistance in series. That is to say, the n eRBSMs are in series in the circuit to suppress the fault current and the sum of resistances per arm is written as R sn . The equivalent circuit is shown in Fig. 3 . According to KVL, the voltage of the circuit can be obtained
where L eq is the sum of L s and arm inductances, u line is the line voltage of the ac grid. Assuming i sf is the current which from ac grid flowing into short-circuit point, after all, IGBTs are blocked. Furthermore, the equation about fault current i sf should be
The voltage on RT 2 per e-RBSM can be treated as the voltage of R sn as (8)
If one of RT 2 is switched off in advance, the circuit cannot be cut down and the line voltage of the ac side is shared by resistances in series. Without the resistance R and diode D 2 , the e-RBSM turns to be RB-HBSM [19] . Assuming the MMC system is composed by RB-HBSMs, one RT 2 in an RB-HBSM is switched off earlier than any other RT 2 as shown in Fig. 4 , the voltage of the only off-state RT 2 after all IGBTs are blocked is supposed to be
Obviously, the only blocked RT 2 has to stand the peak value of line voltage alone and has the possibility to be destroyed. Therefore, the series branch which consists of R and D 2 is employed, which can help to cut the fault current smoothly. If RT 2 in one of the e-RBSMs is turned off alone, the fault current flows through D 2 and R. Thus, the parallel branch helps devices avoid being damaged if all RT 2 cannot be blocked at the same time so the improved e-RBSM allows the operation error which all RB-IGBTs cannot be conducted simultaneously.
Simulation results
In order to confirm the effectiveness of this new topology, a simulation model sharing the same configuration with Fig. 1 has been realised in PSCAD/EMTDC software. The simulation system is a four-level MMC-HVDC and the parameters of the simulated Table 2 . The major focus is the dynamic characteristic of the hybrid system when dc fault happens, so the harmonic performance is paid less interest. Although the simulated system has a low number of levels, the analysis conclusion can be employed in high levels system. This paper takes a typical pole-to-pole dc fault in the simulation to analyse. In order to verify the improvement performance of the proposed topology, the system based on RB-HBSMs is also simulated as a comparison. Assuming that the dc fault occurs at t = 3 s, simulations are conducted as follows:
(i) the simulated system will be blocked at t = 0.001 s; (ii) one of RT 2 is planned to be blocked at t = 3.0005 s and other IGBTs are blocked at t = 3.001 s.
When the dc fault occurs at t = 3.000 s, as shown in Fig. 5 , the dc-link voltage drops to zero rapidly. Figs. 6a and b show the dclink current waveforms of the MMC system based on RB-HBSMs and the MMC system based on e-RBSMs and traditional HBSMs, respectively. In Fig. 6a , owing to RB-IGBTs are blocked at the same time, the overcurrent on dc link is suppressed at once and drops to zero rapidly. Differently, in a hybrid system based on eRBSMs and traditional HBSMs, the fault current cannot be blocked at once but consumed by resistances gradually. As a result, the suppressed current fluctuates around zero, as shown in Fig. 6b . Fig. 7 describes the capacitors voltages waveform of SMs in phase a. It is obvious that the voltages remain unchanged as soon as the system is blocked at t = 3.001 s. Fig. 8 demonstrates the waveform of voltages on RT 2 with different MMC systems. One of RT 2 is planned to be blocked at t = 3.0005 s and other IGBTs are blocked at t = 3.001 s. It is can be seen that at t = 3.0005 s, the voltage direction of RT 2 is negative and reaches to a peak value which is nearly ac side line voltage in Fig. 8a . Since the earlier off-state RT 2 independently bears line voltage during t = 3.0005-3.001 s. The only RT 2 is facing to be damaged. Fortunately, with a diode and a resistance in e-RBSM, the RT 2 avoids bearing too large voltage independently, since the resistances are series in circuits to share the large voltage. The waveform of RT 2 using improved hybrid topology is presented in Fig. 8b .
It is clear in Fig. 9 that the ac current drops to zero when the whole IGBTs are blocked and the output ac voltage is not influenced by the blocking operation. Therefore, the proposed topology has the ability to ride through a pole-to-pole dc fault.
Conclusion
This paper presents a hybrid topology for non-permanent faults on dc side for the MMC-HVDC system. The topology is composed of two kinds of SMs, traditional HBSMs and e-RBSMs, respectively. By employing two RB-IGBTs to replace one IGBT and a diode in traditional HBSM and adding a parallel circuit which consisting of a diode and a resistance, an improved SMs topology named e-RBSM is produced and possesses the ability to ride through the dc to short-circuit fault effectively without tripping any CBs. Furthermore, by employing a diode and a resistance in series, the improved SM topology reduces the requirement of trigger pules operation simultaneously. Based on the improved SM topology, the analysis of the fault current blocking mechanism and electrical stress of the power switches, especially RB-IGBT is made in this paper. The simulation results using PSCAD/EMTDC proof that the proposed topology can achieve good performance.
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